Clock-tuning has been classified as important but tough tasks due to the non-convex nature caused by the skew requirements. As a result, all existing mathematical programming approaches are often trapped at local minimum and have no guarantee of obtaining global optimal solution.
I. INTRODUCTION
11. PRELIMINARIES Delay, skew, and power are the most important concerns in current VLSI clock-tree design. With the increasing complexity of synchronous ASICs, clock skew and clock-signal delay have become important factors in determining circuit performance [I, 3, 7, 1.51. As shown in [7] , the clock-signal delay has great impact on system-level skew and thus is an important consideration in clock-tree design. As reported in [ 5 ] , power dissipation occupied 40% of the overall chip's power dissipation. Therefore, it is essential to carefully design clock to simultaneously consider delay, skew, and power.
Clock-tuning has been shown an effectively way to enhance clock skew, delay and power [2] . Due to the non-convex nature of this problem caused by the skew requirements which require signal arrival time within mindelay and maxdelay constraints, all existing mathematical programming approaches are often trapped into local minimum and can not guarantee to obtain global optimal solution.
Moreover, existing algorithms suffer long runtime and large storage requirements for large scale problems. For example, ' By the modified nodal analysis, the system equations of general linear circuits can be expressed as follows
where x represents the state variables, G is the conductance matrix, C is the susceptance matrix (includes capacitors and inductors), and the term bu represents excitation from independent sources. Applying the Laplace transform to Equation (1) and assuming zero initial conditions (i.e. z(0) = 0), we get s C X ( S ) = -GX + bU(s), (2) where X ( s ) and U ( s ) denote the Laplace transform of x and U , respectively. After rearranging the terms of the above equation, we get the impulse response of the system as follows By setting mi = A%, the AWE method uses the following recurrent relation to iteratively compute higher order moments from lower order moments. Hence, to calculate mp, we substitute each capacitor with a current source value Cm,-l and then solve for voltages and currents of the original circuit while keeping resistors and conductors unchanged. It has been shown that (negated) ml is the Elmore delay [ 161 and mo is the DC solution.
There are several ways to adjust capacitance values such as spacing, padding, transistor-padding, and splitting. As shown in Figure 1 , wire spacing increases or decreases the spaces between wires to reduce or increase the coupling capacitance between them. Wire-padding and transistor-padding attach wires and transistors to a wire in order to increase the capacitance load as shown in Figure 2 . As shown in Figure 3 , wiresplitting (split the wire into several narrower wires) changes the total capacitance value while preserving the original resistance. We call those capacitance adjusting techniques capacitance padding. The values of padding capacitance can be fine tuned continuously since wire sizes, space, and transistor width can be adjusted continuously. Note that capacitance padding will not change the clock topology or even wire width and resistance. We can simply use the empty routing space to perform spacing and capacitance padding. In this way, there is no penalty for the routing at all. Capacitance padding is different from wire-snaking since wire-snaking changes both resistance and capacitance but capacitance padding changes capacitance only. As a result, the net delay changed by capacitance padding can be formulated as a linear programming problem while the delay changed by wire-snaking can not.
In this paper, we assume the upper bound and lower bound of the capacitances are given. Those values can be obtained by any capacitance extraction method.
There are two major components of power dissipation in the CMOS circuits, namely, static dissipation (due to leakage current) and dynamic dissipation (due to charging and discharging of load capacitances [capacitive dissipation], and switching transient current [short-circuit dissipation]). Given a clock tree, its power dissipation can be computed as follows [ 141:
where Ctot is the total capacitance of the tree, f is the clock frequency, T, is the cycle time, and is is the short-circuit current. We consider only the capacitive dissipation in this paper, since the capacitive dissipation usually dominates the power dissipation in practical applications /4]. Hence we have p fCtotV:dd Clock skew is defined as the maximum difference in the delays from the clock source to clock sinks; that is, the skew of a clock tree, S = m a i j (Di -Djl.
In this paper, we are targeting to solve the optimal spacing and capacitance padding for clock tree to reduce skew, power, and delay. This problem can be formulated as follows: 
CSCP: Clock Spacing and Capacitance Padding Problem

ALGORITHMS
In this section, we first present our algorithms for solving optimal spacing and capacitance padding for skew minimization problem and then demonstrate how to obtain skew, delay, and power trade-off relationships.
A. Optimal Spacing and Capacitance Padding
We formulate the optimal spacing and capacitance padding for clock tree to minimize skew problem as follows:
Note that D,,, and D,,, are variables we introduced to minimize clock skew. Problem A4 contains two sets of constraints.
The first set of constraints ensure that every sink satisfies its skew (maxdelay and mindelay) constraints and the second set of constraints makes sure that the capacitance value of every device is within feasible region.
Since Elmore delay is the first (negated) moment of a node, the Elmore delay of any point can be obtained from Equation (4) . From Equation (4), we know that by keeping resistance matrix G fixed, ml is only a linear function in terms of susceptance matrix C. If only C can be adjusted, this problem is a linear programming problem which uses C to adjust ml.
Unfortunately, we can not include Equation (5) 
Noted that problem M' is a linear programming problem since G and mo are all constants, and the objective function is a linear function in terms of C.
We can also explore the skew, delay, and power trade-off relationships by assigning weight to each factor and iteratively solving the following problem to search the desired solutions. [2] shows that simultaneous wire-sizing and buffer-sizing can significantly reduce delay and skew. To further reduce the clock skew, we can apply spacing and capacitance padding as a post-processing step for the delay-optimized solution. The experimental results show that this two-stage approach can significantly reduce clock skew. To improve of the accuracy of Elmore delay model, it is possible to use higher order moments to get the more accurate delay and sensitivity. On the other hand, the computation effort for the exact sensitivity for each parameter is computational expensive [9] . Hence, we propose to use a fudge-factor approach to map Elmore delay to the exact delay while still using Elmore delay as a sensitivity information. In this way, we can iteratively update the Elmore delay targets for each sink to compensate the errors. In particular, we sequentially use a quadratic function a k x 2 + b k x + c k as our approximation function, where a k , b k , and ck are the respective new coefficients for next iteration and new x is the Elmore delay target. These coefficients will be updated iteratively to fit the accurate delays in a quadratic form. Let do, d l , and d2 be the accurate delays respective to three Elmore delays 2 0 , 2 1 , and x 2 as shown in Figure 4 , where a, b, and c are coefficients which satisfy the following equations. 
B. More Accurate Delay Model
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Given the target delay D and fitted coefficients a, b, and c, we can find the target Elmore delay x for the next iteration from the following equation 
IV. EXPERIMENTAL RESULTS
We implement and test our algorithm on the five circuits rl-7-5 used in [ 131 on a PC with 5OOMHZ Pentium I11 microprocessor. The per micron resistance and capacitance used are 3mR and 0.02 f F , respectively. The lower and upper bounds for wire widths are lpm and 10pm, respectively. We use both spacing and capacitance padding techniques to minimize skew. Table I lists the names of the circuits, numbers of wire segments in the circuits, delays, and skews requirements. The skews are verified by SPICE simulations. We first run our algorithms on the original clock tree to minimize skew or only reduce 50% skew. The experimental results show that our algorithm reduces 99.46% skew with only 16.49% delay penalty in average. On the other hand, if we only want to minimize 50% skew then the delay actually can be reduced about 17.904% in average. All the runtimes are under 1 minute. We also test two-stage approach which first runs optimal wire-sizing to minimize the maximum delay followed by spacing and capacitance padding to further reduce skew. In this way, ,both skews and delays are significantly reduced. Figure 5 shows the trade-off relationship between delay and skew. 
